Skip to content
GitLab
Explore
Sign in
Register
Primary navigation
Search or go to…
Project
I
instr16
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Model registry
Operate
Environments
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
GitLab community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Niels Möller
instr16
Repository
An error occurred while fetching folder content.
verilog-lib
Select Git revision
Selected
verilog-lib
Branches
14
master
default
protected
imm-mullo
reallocate-cmpgt-opcodes
simd-shift
simd-prefix
wip-simd-add32
mul-13way
mul-9way
carry-unit
use-carry-only
logic-analyzer
delete-OP_CAT-values
use-add_h64
use-nextpnr
15 results
instr16
instr16
Find file
Code
Clone with SSH
Clone with HTTPS
Open with
Visual Studio Code
SSH
HTTPS
IntelliJ IDEA
SSH
HTTPS
Download source code
zip
tar.gz
tar.bz2
tar
Actions
Compare
Name
Last commit
Last update
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading
Loading